Figure S1| Schematic illustration of device fabrication. Figure S2| ETS measurement configuration.
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Figure S3|
Quantitative ETS analysis of chloride adsorption on Pt surface.
Figure S4| ETS characterization of cyanide adsorption (formation of a cyanide adlayer) on
Pt surface.
Figure S5| ETS measurements of chloride adsorption at different concentrations on clean
and cyanide modified PtNW surface.
Figure S6|
Electrical transport spectroscopy (ETS) of perchloride adsorption and competition with chloride on Pt surface.
7.
Figure S7| Equivalent circuit model of the ETS measurement.
Materials and Methods
Synthesis of PtNWs. PtNWs were synthesized following a previous procedure 1 with slight modification. Typically, a mixture of KOH (0.6 g) and ethylene glycol (4 mL) was dissolved in DMF (6 mL). Aqueous solution of K2PtCl6 (8 wt%, 0.1 mL) was then added into the mixture. After stirring for 20 min, the reaction mixture was transferred into a Teflon-lined autoclave, which was maintained at 150 °C for 15 h and then cooled to room temperature. The black powders were collected after the reaction and washed with ethanol and DI water repeatedly for several times before use.
Preparation of PtNWs films.
A free standing film was assembled from as-prepared
PtNWs suspension by a co-solvent evaporation method. Typically, PtNWs suspensions in ethanol (400 ul, 0.4 mg/mL) was mixed with DI water (miliQ filtered, 600 uL) and nButanol (250 uL). The suspension of PtNWs in mixed solvents was added drop by drop into a flask (about 9 cm in diameter) filled with DI water. A film of PtNWs was then formed on the water surface which was later transferred onto the device.
Fabrication of the PtNWs electrochemical device. PtNWs device is fabricated using a previously described approach 2, 3 . Typically, a poly(methyl methacrylate) (PMMA, A8, MicroChem Corp.) film was prepared by spin-coating on the substrate (p++ silicon wafer with 300 nm thermal oxide) surface with pre-patterned Au electrodes (Ti/Au, 50nm/50nm). Instead of an open chamber configuration 2 , a microfluidic set-up was used in this work to achieve an efficient control of the electrolytes exposed to the PtNW device. A PDMS 
On-chip electrochemical and electrical transport spectroscopy (ETS) measurements.
A two-channel source-measure unit (SMU, Keysight B2902a) was used for ETS measurements. A first SMU channel was used as a potentiostat to perform the on-chip CV by applying the potential (VG) of source/drain electrode (acting as working electrode) as to the reference electrode (leak-free Ag/AgCl), while collecting the current (IG) through the counter electrode (Pt wire). In a typical CV measurement, the scan rate is 28 mV s -1 . A second SMU channel was used to record ETS signals by supplying a small bias potential (50 mV) between source and drain electrodes and collecting the electrical conductive current (ISD).
For a typical measurement in this study, the Gate (Faradaic) current is generally several orders of magnitude smaller than the ETS current (IG ~1 nA and ISD ~50 μA). Therefore, the in-device CV current does not affect the ETS current and no additional background subtraction or other mathematical treatment is needed before the data analysis. In case the electrochemical IG is significant enough to affect the accuracy of ISD, an equivalent circuit Estimation of Pt loading is based on overall Pt ratio within catalyst, and Pt loading is about 1.5 μg for all tested Pt based alloy samples. The ink was dried under an infrared lamp, then the electrode was ready for electrochemical test.
A three-electrode cell was used to carry out the electrochemical measurements. Figure S1 . Schematic illustration platinum nanowires (PtNWs) device fabrication (top) for on-chip electrochemical and ETS measurements and corresponding optical images (bright field, middle; dark field, bottom). Scale bars in the optical images are 10 μm. The contributions of IG to ISD during the measurement can be properly deducted by the equations on the right. For a typical measurement in this study, the Gate (Faradaic) current is generally several orders of magnitude smaller than the ETS current (IG ~1 nA and ISD ~50 μA). Therefore, the onchip CV current does not affect the ETS current and no additional background subtraction or other mathematical treatment is needed before the data analysis. In rare case when the electrochemical IG is significant enough to affect the accuracy of ISD, the presented equivalent circuit can be used to subtract the IG background from the ETS (ISD) channel.
